首页>
外国专利>
Method and data processing system for verifying the correct operation of a tri-state multiplexer in a circuit design
Method and data processing system for verifying the correct operation of a tri-state multiplexer in a circuit design
展开▼
机译:在电路设计中验证三态多路复用器正确操作的方法和数据处理系统
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method (FIGS. 12-16) and a data processing system (FIG. 4) are used to verify the correct operation of one or more tri-state multiplexers (FIG. 3) located in a circuit model (37). The tri-state multiplexer checker (38) accesses the circuit model (37) and identifies the tri-state multiplexer(s). Once identified these tri-state multiplexers are checked to ensure that: (1) no two or more select/control lines to a tri-state MUX are enabled at a critical point in time wherein tri-state MUX output line contention can occur (i.e. both a logic zero and a logic one are being driven to the MUX output); and (2) that at least one select/control line is enabled during all critical periods of time so that a high impedance (high-Z) state is not propagated incorrectly through the MUX. This checking/verification is performed in a cut-set manner which is iterative and very time efficient when compared to prior methods.
展开▼