Capacitively coupled successive approximation ultra low power analog-to-digital converter
展开▼
机译:电容耦合逐次逼近超低功耗模数转换器
展开▼
页面导航
摘要
著录项
相似文献
摘要
A capacitively-coupled successive approximation analog-to-digital converter utilizes a capacitively coupled multiplying digital to analog converter to generate a succession of voltages which are compared to the input voltage to be digitized. The capacitively coupled multiplying digital to analog converter generates the required succession of analog voltage levels utilizing very low power in response to digital signals. A double-sided version of the invention processes differential inputs with improved common-non-ideality mode rejection.
展开▼