Data processing system and a method for dynamically ignoring bus transfer termination control signals for a predetermined amount of time

摘要

A method and apparatus for controlling a bus within a data processing system has a first control bit (SAS*), a second control bit (CLA*), and at least one termination signal (TA*, TRA*, TEA*). The termination signals cannot usually be provided as a valid signal for every clock edge of the apparatus when the apparatus is operating at a high frequency. Therefore, within in the apparatus, the termination signals are not always sampled at every clock edge. Instead, there is at least one counter within the primary master (10) which delays the sampling of the termination bits for a predetermined number of clocks cycles to allow time for the termination signals to settle and become valid logic signals before sampling begins. The SAS* signal communicates, external to the primary master (10), whether the sampling of the termination bits is being performed, or the sampling of the termination bits is being suppressed.