首页>
外国专利>
CMOS transistor network to gate level model extractor for simulation, verification and test generation
CMOS transistor network to gate level model extractor for simulation, verification and test generation
展开▼
机译:CMOS晶体管网络到门级模型提取器,用于仿真,验证和测试生成
展开▼
页面导航
摘要
著录项
相似文献
摘要
A technique for extracting a gate level logic model from transistor networks has been described. The resultant logic model can be technology dependent or technology independent, depending on control parameters and environment of the program. It handles all CMOS logic families including static, precharge, pass CMOS switching network and self-resetting families. The output gate level model can be used in variety of applications including but not limited to logic simulation, verification, test generation, debug, diagnosis, etc.
展开▼