A four-quadrant multiplier, which is composed of CMOS transistors and suited to applications of low-voltage operation. It includes a first MOS transistor operated in the linear region; a second MOS transistor operated in the linear region and having the same transconductance value as that of the first MOS transistor; a first buffer means receiving the first input signal and maintaining a definite voltage difference between the first input signal and the drain of the first MOS transistor as well as a definite current difference between the negative terminal of the output port and the drain of the first MOS transistor; a second buffer means receiving the second input signal and maintaining the definite voltage difference between the second input signal and the connected terminal of the sources of the first MOS transistor and the second MOS transistor; a third buffer means receiving the first input signal and maintaining the definite voltage difference between the first input signal and the drain of the second MOS transistor as well as a definite current difference between the positive terminal of the four-quadrant multiplier and the drain of the second MOS transistor; a first load coupled between the negative terminal of the four-quadrant multiplier and the high voltage source; and the second load having a same load value as the first load and coupled between the positive terminal of the four- quadrant multiplier and the low voltage source.
展开▼
