首页>
外国专利>
Pseudo error reduction crosstalk verification manner and system
Pseudo error reduction crosstalk verification manner and system
展开▼
机译:伪差错串扰验证方法及系统
展开▼
页面导航
摘要
著录项
相似文献
摘要
PROBLEM TO BE SOLVED: To prevent and reduce the handling of a signal passage to be invalid as an error by previously and automatically extracting a part to be invalid in operation so as to verify the crosstalk of a logical circuit based on this extracted information. ;SOLUTION: This system consists of an assembler instruction string storing means 1, a verification unnecessary polarity extracting means 2, a verification unnecessary polarity storing means 3, a model storing means 4, a model correcting means 5, a corrected model storing means 6 and a crosstalk verifying means 7. One or plural signal transitions which can not be generated at a signal terminal at a pattern string are previously and automatically extracted from the pattern string driving the logical circuit of the object of crosstalk verification to the prescribed signal terminal of the logical circuit inputting the pattern string. Then, at the time of crosstalk-analyzing a signal wire which is estimated to be affected by a signal wire connected to the prescribed signal terminal, the extracted signal transition is removed from the objects of crosstalk analysis to verify crosstalk.;COPYRIGHT: (C)1997,JPO
展开▼