Data processing with energy-efficient, multi-divided module memory architectures

摘要

A memory architecture (11,12) includes an address bus and a plurality of address decoders (15). Each address decoder has an input which is selectively connectable to and disconnectable from the address bus.