首页>
外国专利>
Processor microarchitecture for efficient dynamic scheduling and execution of chains of dependent instructions
Processor microarchitecture for efficient dynamic scheduling and execution of chains of dependent instructions
展开▼
机译:处理器微体系结构,用于有效地动态调度和执行相关指令链
展开▼
页面导航
摘要
著录项
相似文献
摘要
A processor microarchitecture for efficient dynamic instruction scheduling and execution. The invention includes a predetermined number of independent dispatch queues. The invention also includes a cluster of execution units coupled to each dispatch queue such that the dispatch queue and the corresponding cluster of execution units forms an independent micropipeline. Chain-building and steering logic coupled to the dispatch queues identifies a consumer instruction relying on a producer instruction for an operand, and issues the consumer instruction to the same dispatch queue as the producer instruction that it is dependent upon. The instructions are issued from the dispatch queue to the corresponding cluster of execution units. In one embodiment, the output of each execution unit in the cluster is routed to the inputs of all execution units in the cluster such that the result of executing the producer instruction is readily available as an operand for execution of the consumer instruction.
展开▼