首页>
外国专利>
Computer system cache performance on write allocation cycles by immediately setting the modified bit true
Computer system cache performance on write allocation cycles by immediately setting the modified bit true
展开▼
机译:通过立即将修改后的位设置为true,在写分配周期上实现计算机系统缓存性能
展开▼
页面导航
摘要
著录项
相似文献
摘要
In a microcomputer system implementing a cache memory subsystem, the cache performance on write allocation cycles is improved. When the processor writes to a line of the cache memory that results in a cache tag miss, after the processor write operation is suspended, the data is allocated from main memory into the cache memory. During this main memory read, however, instead of setting the state of the line of memory to unmodified, its state is set to modified. On the subsequent processor read operation, a cycle is saved because the modified bit does not have to be changed from unmodified to modified.
展开▼