首页>
外国专利>
Semiconductor memory having a refresh operation cycle and operating at a high speed and reduced power consumption in a normal operation cycle
Semiconductor memory having a refresh operation cycle and operating at a high speed and reduced power consumption in a normal operation cycle
展开▼
机译:具有刷新操作周期并在正常操作周期中高速运行并降低功耗的半导体存储器
展开▼
页面导航
摘要
著录项
相似文献
摘要
An ordinary read/write operation (normal operation) and a refresh operation are separated from one another and the number of read amplification circuits or, in other words, the number of sense amplifiers operating during the normal operation is made smaller than that during the refresh operation. Accordingly, a bit line charge/discharge current during the normal operation can be reduced.
展开▼