首页>
外国专利>
Method for fabricating double silicide gate electrode structures on CMOS- field effect transistors
Method for fabricating double silicide gate electrode structures on CMOS- field effect transistors
展开▼
机译:在CMOS场效应晶体管上制造双硅化物栅电极结构的方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method is described for fabricating field effect transistors (FETs) having double silicide gate electrodes and interconnecting lines for CMOS circuits. The method reduces the IR voltage drops and RC time delay constants, and thereby improves circuit performance. The method consists of forming FETs having gate electrodes and interconnecting lines from a multilayer made up of a doped first polysilicon layer, a first silicide layer (WSi.sub.2), and a doped second polysilicon layer. After patterning the multilayer to form the gate electrodes, a titanium (Ti) metal is deposited and annealed to form a second silicide layer on the gate electrodes, and simultaneously forms self-aligned Ti silicide contacts on the source/drain areas. The latitude in overetching the contact openings in an insulating (PMD) layer to the gate electrodes extending over the field oxide area is increased, and the contact resistance (R.sub.c) is reduced because of the presence of the WSi.sub.2 below the contact openings, even if the Ti silicide is completely removed during the contact etching.
展开▼