Low power low noise circuit design using half V.sub.dd

摘要

A power saving technique for digital integrated circuit designs by employing another power supply that is equal to half V.sub.dd. The power supply switching noises can also be reduced by the technique. Also disclosed are the driver design and the pre-charging bus driver design that implement this power-saving technique.