首页>
外国专利>
Mechanism for enabling an array of numerous large high speed counters
Mechanism for enabling an array of numerous large high speed counters
展开▼
机译:启用众多大型高速计数器阵列的机制
展开▼
页面导航
摘要
著录项
相似文献
摘要
A large number of frequent events may be accurately counted by employing a shift register. The values of several bit positions within the shift register are logically combined to generate an input to the shift register. The input is shifted in to alter the register contents whenever an event to be counted occurs. The bit positions for generating the input are selected to produce the longest sequence of nonrepeating patterns possible. The event counter may be implemented in a small area, allowing a large number of event counters to be implemented in an array like structure within a single device and to operate as extremely high frequencies.
展开▼