首页> 外国专利> Evaluation method null of superposition precision and size

Evaluation method null of superposition precision and size

机译:叠加精度和大小的评估方法无效

摘要

PURPOSE:To evaluate an overlay accuracy and a dimension accuracy in a short time by locating a first verification pattern on each side of both arms of a second verification pattern for checking the state between the first and second verification patterns, conducting or nonconducting, and for measuring a resistance value of the second verification pattern. CONSTITUTION:In the case that an overlay error between an actual basic pattern and a desired mask pattern is within the tolerance, the space between an arm 9a of a second verification pattern 9 and each of first verification patterns 8a and 8b is in the nonconducting state since one arm 9a of the second verification pattern 9 is located between the first verification patterns 8a and 8b. It is checked if the state of the spaces between the arm 9a of the second verification pattern 9 and each of the first verification patterns 8a and 8b and between the other arm 9b of the second verification pattern 9 and each of the other first verification patterns 8c and 8d are conducting or nonconducting. In the case that every space proves to be in the nonconducting state after the check, it is estimated that the overlay error between the actual basic pattern and the desired mask pattern is within the tolerance. In the case that any one space proves to be in the conducting state, it is estimated that the overlay error exceeds the tolerance. In this case, the direction of the overlay deviation can be specified by knowing which verification pattern is in the conducting state.
机译:目的:通过在第二验证图案的两臂的每一侧上放置一个第一验证图案,以检查第一和第二验证图案之间的状态,导通或不导通,以及在短时间内评估覆盖精度和尺寸精度,测量第二验证图案的电阻值。组成:在实际基本图案与所需掩模图案之间的重叠误差在公差范围内的情况下,第二验证图案9的臂9a与第一验证图案8a和8b中的每个之间的空间处于非导电状态因为第二验证图案9的一个臂9a位于第一验证图案8a和8b之间。检查第二验证图案9的臂9a与第一验证图案8a和8b中的每一个之间以及第二验证图案9的另一臂9b与其他第一验证图案8c中的每一个之间的空间的状态和8d是导电或不导电的。在检查之后证明每个空间都处于非导电状态的情况下,估计实际基本图案与所需掩模图案之间的重叠误差在公差范围内。在任何一个空间被证明处于导通状态的情况下,估计覆盖误差超过公差。在这种情况下,可以通过知道哪个验证图案处于导通状态来指定重叠偏差的方向。

著录项

  • 公开/公告号JP2824318B2

    专利类型

  • 公开/公告日1998-11-11

    原文格式PDF

  • 申请/专利权人 三菱電機株式会社;

    申请/专利号JP19900139421

  • 发明设计人 中島 真之;

    申请日1990-05-29

  • 分类号H01L21/027;

  • 国家 JP

  • 入库时间 2022-08-22 02:29:08

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号