首页>
外国专利>
Data hierarchy layout correction and verification method and apparatus
Data hierarchy layout correction and verification method and apparatus
展开▼
机译:数据层次结构布局校正与验证方法及装置
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method for performing design rule checking on an optical proximity correction (OPC) corrected or otherwise corrected designs is described. The corrected design is accessed to generate a simulated image (2010). The simulated image corresponds to a simulation of an image which would be printed on a wafer if the wafer was exposed to an illumination source directed through the corrected design (2020). The characteristics of the illuminaiton source are determined by a set of lithography parameters. In creating the image, additional characteristics can be used to simulate portions of the fabrication process. The simulated image can then be used by the design rule checker. Importantly, the simulated image can be processed to reduce the number of vertices in the simulated image, relative to the number of vertices in the OPC corrected design layout (2020). Also, the simulated image can be compared with an ideal layout image, the results of which can then be used to reduce the amount of information that is needed to perform the design rule checking.
展开▼