首页> 外国专利> Thin film transistor substrate and manufacturing method using molybdenum and molybdenum alloy

Thin film transistor substrate and manufacturing method using molybdenum and molybdenum alloy

机译:薄膜晶体管基板以及使用钼和钼合金的制造方法

摘要

Molybdenum, or a mixture of tungsten and molybdenum is deposited on a substrate to form a wiring for a semiconductor device. Particularly, when the gate / data wiring of the liquid crystal display device is formed, the molybdenum alloy exhibits an etching ratio similar to that of aluminum or an aluminum alloy having a low resistance to an aluminum etching solution, so that the wiring is made of a molybdenum alloy and a double A gentle slope etching is possible in the case of a film. Further, when the transparent conductive film is formed of the ITO film, the dry etching gas Cl2+ O2+ Ar. /RTI Particularly, in the manufacturing process using the four-layer mask, the ITO film and the molybdenum or molybdenum-tungsten alloy film are simultaneously etched at the same time in order to expose the doped amorphous silicon film. Further, the molybdenum or molybdenum-tungsten alloy film and the amorphous silicon film are simultaneously etched at the same time. At this time, by dry etching, Cl2+ O2+ Gradient etching is possible with Ar gas.
机译:钼或钨和钼的混合物沉积在基板上以形成用于半导体器件的布线。特别地,当形成液晶显示装置的栅极/数据布线时,钼合金的蚀刻率与铝或对铝蚀刻液的电阻低的铝合金的蚀刻率相似,因此该布线由钼合金和双层膜的情况下可以进行缓坡刻蚀。此外,当透明导电膜由ITO膜形成时,干蚀刻气体Cl 2 + O 2 + Ar。特别地,在使用四层掩模的制造过程中,同时同时蚀刻ITO膜和钼或钼-钨合金膜,以暴露掺杂的非晶硅膜。此外,钼或钼钨合金膜和非晶硅膜同时被同时蚀刻。此时,通过干蚀刻,可以用Ar气进行Cl 2 + O 2 +梯度蚀刻。

著录项

  • 公开/公告号KR19990066167A

    专利类型

  • 公开/公告日1999-08-16

    原文格式PDF

  • 申请/专利权人 윤종용;

    申请/专利号KR19980001851

  • 发明设计人 류춘기;

    申请日1998-01-22

  • 分类号G02F1/136;G02F1/1343;

  • 国家 KR

  • 入库时间 2022-08-22 02:16:46

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号