CIRCUIT ARRANGEMENT FOR TESTING A SEMICONDUCTOR STORE BY MEANS OF PARALLEL TESTS WITH DIFFERENT TEST BIT PATTERN

摘要

PCT No. PCT/DE91/00685 Sec. 371 Date Mar. 5, 1993 Sec. 102(e) Date Mar. 5, 1993 PCT Filed Aug. 29, 1991 PCT Pub. No. WO92/04717 PCT Pub. Date Mar. 19, 1992.A circuit arrangement for testing a semiconductor memory, in which various test bit patterns can be written into a register (REG) and into memory cell n-tuples (NSPZ), in which the test bit pattern in the register (REG) can be compared with the bit patterns in the memory cell n-tuples (NSPZ) by a multiplicity of comparator circuits (MC), in which the comparator outputs (Mik) are combined by pairs of wired-OR lines to an address matrix (AM), to enable fault location, and in which individual faults (PTSF) and/or multiple faults (PTMF) can be identified by means of a fault type identification circuit (FTE).