首页> 外国专利> SEQUENCE COUNTER PROCESSOR AND METHOD FOR DATA BIT TRANSPARENCY IN ATM SWITCHING SYSTEM

SEQUENCE COUNTER PROCESSOR AND METHOD FOR DATA BIT TRANSPARENCY IN ATM SWITCHING SYSTEM

机译:ATM交换系统中数据比特透明性的序列计数器处理器和方法

摘要

The present invention relates to a method for ensuring transparency of data using an SN value of an AAL type 1 header among functions required for interworking between an existing network (PSTN, N-ISDN) and an ATM network, Is erroneously inserted or erroneously inserted, the data of the erroneously inserted cell is discarded, and if there is a loss, the microns are generated as many as the number of generated cells to maintain the structure of the original data, And can be configured using a logic device. In addition to the variable bit rate service and video signal, it is also possible to use an ATM It is also characterized by its versatility by being functionalized so that it can be used simultaneously.
机译:[0001]本发明涉及一种用于在错误地插入或错误地插入现有网络(PSTN,N-ISDN)和ATM网络之间互通所需的功能中使用AAL类型1报头的SN值来确保数据透明性的方法,错误插入的单元的数据将被丢弃,并且如果有丢失,则会生成与所生成的单元数一样多的微米,以保持原始数据的结构,并且可以使用逻辑设备进行配置。除了可变比特率服务和视频信号外,还可以使用ATM。ATM的另一特点是功能齐全,可以同时使用。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号