首页>
外国专利>
Transmission of logic signals is very low voltage between cmos - chip for a large number of high speed from gear lines having each a high capacitive load
Transmission of logic signals is very low voltage between cmos - chip for a large number of high speed from gear lines having each a high capacitive load
展开▼
机译:逻辑信号在cmos之间的传输电压非常低-芯片的齿轮传输大量电容而产生的高速传输
展开▼
页面导航
摘要
著录项
相似文献
摘要
A CMOS integrated circuit (IC) devicePP embodiment of the present invention comprises an internal logic circuit operating with traditional 3.3 volt or five volt internal logic levels, an output buffer to convert the internal logic levels to external logic levels of 0.3 volts and an input buffer to convert the 0.3 volt external logic levels to the internal logic levels. In a CMOS IC device having numerous external output loads including relatively high capacitive values that are driven at very high clock rates, the restricted voltage swings of the 0.3 volt external logic levels permit unusually large numbers of devices to be driven without exceeding a predetermined power dissipation limit of the CMOS IC device. The low external logic levels further permit electrostatic discharge (ESD) protection to be included on all signal inputs and outputs of the CMOS IC device. The ESD protection comprises a pair of opposite polarity silicon PN junction diodes in parallel and connected between each signal line and a ground reference.
展开▼