Integrated hierarchical memory overlay method for improved processor performance

• 1. 提高处理器与访存总线时序的方法及内存属性预测器 [P] . 中国专利： CN110008154B . 2020.08.21
• 2. 提高处理器与访存总线时序的方法及内存属性预测器 [P] . 中国专利： CN110008154A . 2019-07-12
• 3. Integrated hierarchical memory overlay method for improved processor performance [P] . 英国专利： GB2337348B . 2003-01-08

  机译： 集成的分层内存覆盖方法可提高处理器性能

• 4. Integrated hierarchical memory overlay having invariant address space span that inactivates a same address space span in main memory [P] . 美国专利： US6209061B1 . 2001-03-27

  机译： 集成的分层存储器覆盖图，具有不变的地址空间范围，可停用主存储器中的相同地址空间范围

• 5. INTEGRATED MULTILEVEL STORAGE HIERARCHY FOR A DATA PROCESSING SYSTEM WITH IMPROVED CHANNEL TO MEMORY WRITE CAPABILITY [P] . CA1124888A . 1982-06-01

  机译： 具有改进的存储器写能力通道的数据处理系统的集成多级存储层次结构

• 1. Integrated Assessment of Environmental and Economic Performance of Chemical Products Using Analytic Hierarchy Process Approach [J] . 钱宇, 黄智贤, 闫志国 中国化学工程学报：英文版 . 2007,第001期
• 2. A consistency improving method in the anaIytic hierarchy process based on directed circuit anaIysis [J] . WU Shihui, LIU Xiaodong, LI Zhengxin, 系统工程与电子技术（英文版） . 2019,第006期
• 3. Marginal optimization method to improve the inconsistent comparison matrix in the analytic hierarchy process [J] . Shihui Wu, Jiang Xie, Xiaodong Liu, 系统工程与电子技术（英文版） . 2017,第006期
• 4. Risk assessments of debris flow based on improved analytic hierarchy process and efficacy coefficient method [J] . LIU Guochao, LI Guangjie, YANG Lina 世界地质（英文版） . 2012,第003期
• 5. Virtual and Dynamic Hierarchical Architecture:an overlay network topology for discovering grid services with high performance [J] . 黄理灿, 吴朝晖, 潘云鹤 浙江大学学报（英文版）（A辑：应用物理和工程） . 2004,第005期
• 6. Off-line memory reprocessing following on-line unsupervised learning strongly improves recognition performance in a hierarchical visual memory [C] . Jitsev Jenia, von der Malsburg Christoph The 2010 International Joint Conference on Neural Networks . 2010
• 7. Improving Code Overlay Performance by Pre-fetching in Scratch Pad Memory Systems [D] . Ghadge, Nikhil 2011
• 8. Relating Memory To Functional Performance In Normal Aging to Dementia Using Hierarchical Bayesian Cognitive Processing Models [O] . William R. Shankle, James P. Pooley, Mark Steyvers, -1
• 9. A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy [O] . Gian Luca Loi, Banit Agrawal, Navin Srivastava, 2014
• 10. Implementation of Preconditioned S-Step Conjugate Gradient Methods on a Multiprocessor System with Memory Hierarchy [R] . Chronopoulos, A. T. , Gear, C. W. 1987

• 1. 龙芯3号新一代处理器的内存性能评估 [C] . 简方军 ,褚越杰 ,王玉钱 . 全国抗恶劣环境计算机第二十五届学术年会 . 2015
• 2. 提高处理器内存存取效率的架构实现及验证 [A] . 李娜 . 2019