Clock signal generator, clock signal generating system, and clock pulse generation method

摘要

The present invention is a clock generator circuit using semiconductor integrated circuits and which has an input logic circuit to which an external clock signal is supplied; a delaying element chain in which a plurality of delay elements connected to the input logic circuit are serially connected together; a plurality of delay element selectors connected to each of the plurality of delay elements, respectively; a loop closing circuit connected to the delay element connected to a specific delay element selector which to a state indicating a selected status and to the input logic circuit, for forming a closed loop between the delay element chain and the input logic circuit; and an external output connected to the input logic circuit.