首页> 外国专利> MEMORY THAT PROCESSOR ADDRESSING GRAY CODE SYSTEM IN SEQUENTIAL EXECUTION STYLE ACCESSES AND METHOD FOR STORING CODE AND DATA IN MEMORY

MEMORY THAT PROCESSOR ADDRESSING GRAY CODE SYSTEM IN SEQUENTIAL EXECUTION STYLE ACCESSES AND METHOD FOR STORING CODE AND DATA IN MEMORY

机译:在顺序执行样式访问中处理器处理灰色代码系统的存储器以及在存储器中存储代码和数据的方法

摘要

PROBLEM TO BE SOLVED: To provide a superior memory which is used for an information processor of a computer system, etc., by successively allocating addresses in gray code representation to respective codes and data according to the order of addresses of the binary code system. SOLUTION: A binary code array address counter 1 outputs successive address in binary code representation. The successive addresses are transmitted to a binary/gray converting logic circuit 2 through an address bus 4. The binary/ gray converting logic circuit 2 converts the received addresses of the binary code system to addresses of the gray code system. The gray code addresses outputted by the binary/gray converting logic circuit 2 are supplied to the memory 10 through an address bus 5. Then the addresses in the gray code representation are successively allocated to respective codes and data according to the order of the addresses of the binary code system.
机译:解决的问题:通过根据二进制代码系统的地址顺序将格雷码表示的地址依次分配给各个代码和数据,来提供一种用于计算机系统等信息处理器的高级存储器。解决方案:二进制代码阵列地址计数器1以二进制代码表示形式输出连续地址。连续的地址通过地址总线4传输到二进制/灰度转换逻辑电路2。二进制/格雷转换逻辑电路2将接收的二进制代码系统的地址转换为格雷代码系统的地址。由二进制/灰色转换逻辑电路2输出的格雷码地址通过地址总线5提供给存储器10。然后按照格雷码地址的顺序将格雷码表示中的地址依次分配给各个代码和数据。二进制代码系统。

著录项

  • 公开/公告号JPH11353225A

    专利类型

  • 公开/公告日1999-12-24

    原文格式PDF

  • 申请/专利权人 INTERNATL BUSINESS MACH CORP IBM;

    申请/专利号JP19980144886

  • 发明设计人 OKAZAWA JIYUNKO;

    申请日1998-05-26

  • 分类号G06F12/02;

  • 国家 JP

  • 入库时间 2022-08-22 01:58:55

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号