Method for parallel-efficient configuring an FPGA for large FFTS and other vector rotation computations

摘要

A method using replication of distributed arithmetic logic circuits and recursive interpolation of reduced angular increments of sine and cosine sum constants in logic look-up tables permits the computation of vector rotation and large FFTs in an efficient-parallel fashion within a unitary field programmable gate array chip, without off- chip memory for storing constants.