首页> 外国专利> Analog-to-digital converter circuit e.g. for computer tomograpy has logic circuit which detects number of times charge is removed from integrating capacitor

Analog-to-digital converter circuit e.g. for computer tomograpy has logic circuit which detects number of times charge is removed from integrating capacitor

机译:模数转换器电路例如用于计算机层析成像的逻辑电路可检测从积分电容器中移除电荷的次数

摘要

The circuit includes an operational amplifier (46) with an integrating capacitor (44). A charge subtracting circuit (36) is selectively coupled to the inverting input (47) and the output (49) of the operational amplifier. A digital logic circuit (66) tracks the number of times a charge is removed from the integrating capacitor by the charge subtraction circuit. A residue quantization circuit detects a residual charge in the integrating capacitor, and provides an additional output bit accordingly. Independent claims are included for further analog-digital converter circuits and a method of converting an analog input signal into a number of binary output bits.
机译:该电路包括具有积分电容器(44)的运算放大器(46)。电荷减法电路(36)选择性地耦合到运算放大器的反相输入(47)和输出(49)。数字逻辑电路(66)跟踪通过电荷减法电路从积分电容器去除电荷的次数。残留量化电路检测积分电容器中的残留电荷,并相应地提供一个额外的输出位。对于其他模数转换器电路和将模拟输入信号转换为多个二进制输出位的方法,包括独立权利要求。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号