首页>
外国专利>
Apparatus and method for generating addresses in a SRAM built-in self test circuit using a single-direction counter
Apparatus and method for generating addresses in a SRAM built-in self test circuit using a single-direction counter
展开▼
机译:使用单向计数器在SRAM内置自测试电路中生成地址的设备和方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A memory address generator having a small chip area, a method for generating a memory address and a SRAM built-in self test (BIST) circuit using the same are described. When the number of addresses of a memory to be tested is 2.sup.n, where n is the number of bits in an address, the address generator includes an up counter for generating a first address of a series of sequentially increasing addresses, and an inverter for inverting the first address to generate a second address of a series of sequentially decreasing addresses. The address generator also includes a selector for selecting one of the first and second addresses, in response to a control signal, to output the selected address as an address of the memory. When the number of addresses of the memory to be tested is not 2. sup.n, the address generator includes an up counter for generating a first address of a series of sequentially increasing addresses up to a maximum address of the memory and a subtracter for subtracting the first address from the maximum address to generate a second address of a series of sequentially decreasing addresses. The address generator also includes a selector for selecting one of the first and second addresses, in response to control signal, to output the selected address as an address of the memory.
展开▼