首页> 外国专利> Trench-free buried contact

Trench-free buried contact

机译:无沟埋式触点

摘要

A new method of forming an improved buried contact junction is described. A gate silicon oxide layer is provided over the surface of a semiconductor substrate. A polysilicon layer is deposited overlying the gate oxide layer. A hard mask layer is deposited overlying the polysilicon layer. The hard mask and polysilicon layers are etched away where they are not covered by a mask to form a polysilicon gate electrode and interconnection lines having a silicon nitride layer thereover wherein gaps are left between the gate electrode and interconnection lines. A layer of dielectric material is deposited over the substrate to fill the gaps. The had mask layer is removed. Thereafter, the polysilicon layer is etched away where it is not covered by a buried contact mask to form an opening to the semiconductor substrate. Ions are implanted into the semiconductor substrate within the opening to form the buried contact. A tungsten layer is selectively deposited overlying the buried contact and the polysilicon gate electrode and interconnection lines to form polycide gate electrodes and interconnection lines. The dielectric material layer is anisotropically etched to leave spacers on the sidewalls of the polycide gate electrodes and interconnection lines to complete the formation of a buried contact junction in the fabrication of an integrated circuit.
机译:描述了一种形成改进的掩埋接触结的新方法。在半导体衬底的表面上方提供栅极氧化硅层。多晶硅层沉积在栅极氧化物层上。硬掩模层沉积在多晶硅层上。刻蚀掉硬掩模和多晶硅层,使其不被掩模覆盖,以形成多晶硅栅电极和在其上具有氮化硅层的互连线,其中在栅电极和互连线之间留有间隙。在衬底上沉积一层电介质材料以填充间隙。去除已覆盖的掩模层。此后,将多晶硅层蚀刻掉而不被掩埋的接触掩模覆盖,以形成到半导体衬底的开口。将离子注入到开口内的半导体衬底中以形成掩埋接触。钨层被选择性地沉积在掩埋触点,多晶硅栅电极和互连线上方,以形成多晶硅化物栅电极和互连线。各向异性地蚀刻介电材料层,以在多晶硅化物栅电极和互连线的侧壁上留下隔离物,以完成集成电路制造中掩埋接触结的形成。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号