首页>
外国专利>
Low wiring skew clock network with current mode buffer
Low wiring skew clock network with current mode buffer
展开▼
机译:具有电流模式缓冲器的低布线偏斜时钟网络
展开▼
页面导航
摘要
著录项
相似文献
摘要
A clock circuit on an integrated circuit chip includes a driver having an output for deriving an output clock wave responsive to a clock wave of a clock wave source, a clock line having a first end coupled to the output of the driver, and a receiver having an input coupled to a second end of the clock line. The receiver has a resistive input impedance causing the clock line carrying the output clock wave to the input of the receiver to present to the driver output an impedance having a resistance-capacitance time constant that is a relatively small fraction of a period of the clock wave.
展开▼