首页>
外国专利>
Implementing wide multiplexers in an FPGA using a horizontal chain structure
Implementing wide multiplexers in an FPGA using a horizontal chain structure
展开▼
机译:使用水平链结构在FPGA中实现宽复用器
展开▼
页面导航
摘要
著录项
相似文献
摘要
Methods and structures for implementing wide multiplexers in programmable logic devices (PLDs) in a distributed fashion. According to one embodiment, a configurable logic structure includes a function generator, a carry multiplexer, and an OR gate. The function generator is configured to implement a multiplexing function (under control of a first select signal) and an AND function (ANDing the output of the multiplexer with a second select signal). The carry multiplexer is configured to perform an AND function between an output of the function generator and a third select signal. Thus, with three select signals available, an 8-to-1 multiplexer can be implemented by combining the outputs of four different logic structures that use different values of the select signals. This combination of outputs is performed by forming an OR chain, with the OR input of each stage being provided by the associated carry multiplexer.
展开▼