首页>
外国专利>
Cache memory system and method utilizing doubly-linked loop of cache lines and a single pointer to address a cache line in the doubly-linked loop
Cache memory system and method utilizing doubly-linked loop of cache lines and a single pointer to address a cache line in the doubly-linked loop
An improved cache memory and method of operation thereof. The cache memory includes a doubly-linked loop of cache lines and a single pointer operable to address a cache line in the doubly-linked loop. In the cache memory, the pointer is preferably operable to address a next cache line in the doubly-linked loop, or a previous cache line in the doubly-linked loop. The cache memory as described permits a reduction in the number of instruction steps involved in controlling the cache lines. The improved cache memory may be implemented in a data processing system or within a computer program product.
展开▼