首页>
外国专利>
Method and apparatus for performing buffer insertion with accurate gate and interconnect delay computation
Method and apparatus for performing buffer insertion with accurate gate and interconnect delay computation
展开▼
机译:通过精确的门和互连延迟计算执行缓冲器插入的方法和装置
展开▼
页面导航
摘要
著录项
相似文献
摘要
An optimal buffer is chosen for insertion at a node by calculating a -model of a downstream circuit to a child node where the -model contains at least a capacitance value. The gate delay is computed at the node using an effective capacitance derived from the -model and buffer characteristics of a particular buffer. The interconnect delay is then computed from sets of moments associated with each gate downstream from the node via a bottom-up incremental technique. Slack is computed using the gate delay for the child node and the interconnect delay for the child node and then the computed slack is compared to the slack of other buffers at the node. The node may be a sink or have one or two children.
展开▼