首页>
外国专利>
Circuit and method for reducing static power dissipation in a semiconductor device
Circuit and method for reducing static power dissipation in a semiconductor device
展开▼
机译:用于减少半导体器件中的静态功耗的电路和方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method for reducing static power dissipation in a semiconductor device is provided. The method is characterized in that utilizing a simple control device connecting with a MOS device, serving for a drain voltage controller, instead of the conventional voltage supply directly connected with the drain. The control device comprises two input terminals and an output terminal. One of the two input terminals is connected with a voltage supply, the other of the two input terminals is connected with a control signal. The output terminal of the control device is connected to the drain of the MOS device. When the control signal is activated, the output terminal of the control device is grounded and thus the drain is grounded. Thereby, all of the possible leakage paths induced by the drain voltage are inhibited. While the control signal is un-activated, the output terminal of the control device provides a supply voltage to the drain. The present invention uses a simple control device to reduce static power dissipation in a MOS device, which is contributed from the leakage paths induced by the drain voltage, by turning off the drain power supply voltage when the MOS device is during a sleep mode.
展开▼