首页> 外国专利> Method and apparatus for yield and failure analysis in the manufacturing of semiconductors

Method and apparatus for yield and failure analysis in the manufacturing of semiconductors

机译:半导体制造中的屈服和失效分析的方法和装置

摘要

A yield and failure analysis system having composite wafermaps provides the ability to view numerous lots on a single screen, identifying the semiconductor manufacturing process, which caused wafer failures and the associated malfunctioning equipment. A wafer inspection instrumentation (28) probes each wafer within a given lot and applies a series of tests. Wafer defect data is stored in a first relational database (46) for compiling a composite wafermap for each lot. Collected wafer defect data is converted into a FFT signature. Present wafer defect data is compared with stored converted wafer defect data patterns to generate correlation coefficients. When the correlation coefficients are within a predetermined range, the converted wafer defect data pattern is stored in the second relational database (47). Data may be accessed from both databases by a user interface (44), enabling the user to analyze data in real time and generate reports.
机译:具有复合晶圆图的良率和故障分析系统提供了在单个屏幕上查看大量批次的能力,从而识别了导致晶圆故障和相关故障设备的半导体制造工艺。晶片检测仪器( 28 )探测给定批次内的每个晶片并进行一系列测试。晶圆缺陷数据存储在第一关系数据库( 46 )中,用于为每个批次编译复合晶圆图。收集的晶圆缺陷数据将转换为FFT签名。将当前的晶圆缺陷数据与存储的转换后的晶圆缺陷数据模式进行比较,以生成相关系数。当相关系数在预定范围内时,将转换后的晶片缺陷数据图案存储在第二关系数据库( 47 )中。可以通过用户界面( 44 )从两个数据库访问数据,使用户可以实时分析数据并生成报告。

著录项

  • 公开/公告号US6477685B1

    专利类型

  • 公开/公告日2002-11-05

    原文格式PDF

  • 申请/专利权人 TEXAS INSTRUMENTS INCORPORATED;

    申请/专利号US20000668566

  • 发明设计人 JEROME R. LOVELACE;

    申请日2000-09-22

  • 分类号G06F175/00;

  • 国家 US

  • 入库时间 2022-08-22 00:46:42

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号