首页>
外国专利>
Output driver for reducing a slewing rate variation of output data in semiconductor device and reducing method of slewing rate variation
Output driver for reducing a slewing rate variation of output data in semiconductor device and reducing method of slewing rate variation
展开▼
机译:用于减小半导体器件中的输出数据的转换速率变化的输出驱动器以及减小转换速率变化的方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
PURPOSE: An output driver for reducing a variation of a slewing rate of output data in a semiconductor device and a method for reducing a variation of slewing data are provided to reduce the variation of slewing rate of output data by improving a structure of an output driver circuit. CONSTITUTION: The supply voltage(VDD) is applied to a source of an output PMOS transistor. The first output data are applied to a gate of the output PMOS transistor. A source of compensating PMOS transistor is connected with a drain of the output PMOS transistor. The second compensating voltage is applied to a gate of the compensating PMOS transistor. A drain of the compensating PMOS transistor is connected with an output node(DN). A compensating NMOS transistor has a drain connected with the output node(DN) and a gate for receiving the second compensating voltage. The compensating PMOS transistor and the compensating NMOS transistor reduce the variation of slewing rates of the first output data(DATA1) and the second output data(DATA2). An output NMOS transistor has a drain connected with the source of the compensating NMOS transistor, a gate for receiving the second output data(DATA2), and a source connected with a ground.
展开▼