首页> 外国专利> RMII INTERFACE SATISFYING ETHERNET STANDARD

RMII INTERFACE SATISFYING ETHERNET STANDARD

机译:RMII接口可满足以太网标准

摘要

PURPOSE: An RMII interface satisfying an Ethernet standard is provided, in which in/output pins are reduced than a MII(Media independent Interface). CONSTITUTION: A reception control block(110) outputs a packing control signal of received data(rxd(1:0)) according to an input of signals(CRS_DV,bps10_100). A low speed mode receive counter(120) generates a signal(rx_flag_wire) for sampling input data every 10th reference clock(REF_CLK) according to a counter enable signal based on a 10Mbps rate of the control block(110). A compression output control and demultiplexing block(130) packs received data at a rising edge every reference clock according to a packing enable signal(packing_en) from the block(110), and packs the received data every 10th reference clock according to a signal of the low speed mode receive counter(120). A receive output buffer(140) buffers packed data from the block(130). A low speed mode transmission counter(210) receives the signals(CRS_DV,bps10_100) and the reference clock(REF_CLK) and counts for 100Mbps transmission by a signal(tx_start) indicating an input of transmission data. A transmission preamble counter(220) counts to send preamble data according to a counter enable signal. A transmission FSM control block(230) generates the transmission enable signal and preamble and SFD data in response to the signals(CRS_DV,bps10_100,tx_start) and outputs transmission data. A multiplexer(240) multiplexes the transmission data by two bits according to a control of the control block(230). A transmission output buffer(250) outputs demultiplexed transmission data.
机译:用途:提供满足以太网标准的RMII接口,其中输入/输出引脚比MII(媒体独立接口)减少。构成:接收控制块(110)根据信号(CRS_DV,bps10_100)的输入输出接收数据的打包控制信号(rxd(1:0))。低速模式接收计数器(120)基于基于控制块(110)的10Mbps速率的计数器使能信号,每第十个参考时钟(REF_CLK)生成用于对输入数据进行采样的信号(rx_flag_wire)。压缩输出控制和解复用块(130)根据来自块(110)的打包使能信号(packing_en)在每个参考时钟的上升沿对接收到的数据进行打包,并根据信号低速模式接收计数器(120)。接收输出缓冲器(140)缓冲来自块(130)的打包数据。低速模式传输计数器(210)接收信号(CRS_DV,bps10_100)和参考时钟(REF_CLK),并通过指示传输数据输入的信号(tx_start)对100Mbps传输进行计数。传输前同步码计数器(220)根据计数器使能信号进行计数以发送前同步码数据。传输FSM控制块(230)响应于信号(CRS_DV,bps10_100,tx_start)生成传输使能信号以及前同步码和SFD数据,并输出传输数据。复用器(240)根据控制块(230)的控制将传输数据以两位进行复用。传输输出缓冲器(250)输出解复用的传输数据。

著录项

  • 公开/公告号KR100344983B1

    专利类型

  • 公开/公告日2002-07-04

    原文格式PDF

  • 申请/专利权人 LG ELECTRONICS INC.;

    申请/专利号KR20000063799

  • 发明设计人 CHOI JIN HO;

    申请日2000-10-28

  • 分类号H04L29/10;

  • 国家 KR

  • 入库时间 2022-08-22 00:29:33

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号