Cmos - circuit for performing boll escher functions

摘要

A first transistor is connected to a second transistor so that the first and second transistors may be initially biased in a non- conducting state when a first node is at a first voltage potential and a second node is at a second voltage potential. A potential altering circuit selectively alters the voltage potential at the first and second nodes, causes the first and second transistors to be in a conducting state for accelerating a voltage transistion at the first and second nodes toward final values, and maintains the first and second nodes at their final voltage potentials for implementing a desired Boolean function. The biasing circuit is connected to facilitate turning off the first and second transistors when the circuit is being reset for subsequent Boolean evaluations. More specifically, the biasing circuit inhibits current flow through the first and second transistors during a precharge operation to prevent excessive power consumption. The circuit according to the present invention may be employed in a number of logic applications such as simple OR/NOR or AND/NAND circuits, generalized parallel/serial logic networks, comparators, etc.. When employed in a chain, such as in a generalized parallel/serial logic network, NMOS circuit elements may be employed together with gate coupling circuitry to ensure high speed operation with minimum size.