首页> 外国专利> CHECKPOINTING OF SUPERSCALAR OUT-OF-ORDER PROCESSOR FOR ERROR RECOVERY

CHECKPOINTING OF SUPERSCALAR OUT-OF-ORDER PROCESSOR FOR ERROR RECOVERY

机译:超阶无序处理器的检查点以进行错误恢复

摘要

PROBLEM TO BE SOLVED: To provide a data processing system having a built-in error recovery from a given check point. SOLUTION: For checkpointing a plurality of instruction in every one cycle, updating of designated maximum register contents executed by a plurality of CISC/RISC instructions is collected in a buffer (CSB) 60 for a check point condition, whereby the check point condition includes buffer slots of the same number as that of registers to be updated by the plurality of CISC instructions, and an item of a program counter value related to the youngest external instruction of the plurality of CISC instructions. After it is determined that no error is detected in the register data, before the completion of the youngest external instruction of the plurality of external instructions or at the completion thereof, the already architected register array (ARA) 64 is updated by newly collected register data.
机译:要解决的问题:提供一种具有从给定检查点恢复内置错误的数据处理系统。解决方案:为了在每个周期中对多个指令进行检查点,将由多个CISC / RISC指令执行的指定最大寄存器内容的更新收集在用于检查点条件的缓冲区(CSB)60中,其中检查点条件包括缓冲区与将由多个CISC指令更新的寄存器的数目相同的时隙,以及与多个CISC指令中的最年轻的外部指令有关的程序计数器值的项。在确定在寄存器数据中没有检测到错误之后,在多个外部指令中最年轻的外部指令完成之前或在其完成之前,已架构的寄存器阵列(ARA)64由新收集的寄存器数据更新。 。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号