首页>
外国专利>
Method and apparatus for reducing latency in a memory system by interleaving SRAM and DRAM accesses
Method and apparatus for reducing latency in a memory system by interleaving SRAM and DRAM accesses
展开▼
机译:通过交织SRAM和DRAM访问来减少存储系统中的等待时间的方法和装置
展开▼
页面导航
摘要
著录项
相似文献
摘要
A memory controller controls a buffer which stores the most recently used addresses and associated data, but the data stored in the buffer is only a portion of a row of data (termed row head data) stored in main memory. In a memory access initiated by the CPU, both the buffer and main memory are accessed simultaneously. If the buffer contains the address requested, the buffer immediately begins to provide the associated row head data in a burst to the cache memory. Meanwhile, the same row address is activated in the main memory bank corresponding to the requested address found in the buffer. After the buffer provides the row head data, the remainder of the burst of requested data is provided by the main memory to the CPU.
展开▼