Content-addressable memory with cascaded match, read and write logic in a programmable logic device

摘要

An apparatus comprising one or more memory blocks in a programmable logic device. The memory blocks may be configured as content-addressable memory having arbitrarily adjustable tag and data widths.