首页> 外国专利> Nitride deposition wafer to wafer native oxide uniformity improvement for 0.35 flash erase performance by adding thermal oxide oxidation process

Nitride deposition wafer to wafer native oxide uniformity improvement for 0.35 flash erase performance by adding thermal oxide oxidation process

机译:通过添加热氧化物氧化工艺,氮化物沉积晶片到晶片的原生氧化物均匀性得到改善,具有0.35的快速擦除性能

摘要

A new method is provides for the creation of a hardmask over a layer of polysilicon for the etching of floating gate for split-gate flash memory devices. A layer of gate oxide is created over the surface of a substrate, a layer of polysilicon is deposited over the surface of the layer of gate oxide. In a first embodiment of the invention, a layer of native oxide is grown over the surface of the layer of gate material, this layer of gate oxide is used to enhance oxidation of exposed portions of the layer of gate material. In a second embodiment of the invention, enhanced oxidation of exposed portions of the layer of polysilicon is achieved by modifying the conventional sequence of the oxidation process. This latter modification is realized by modifying the forward motion of the substrates through the oxidation furnace or by modifying the sequence in which the substrates move through the oxidation furnace.
机译:提供了一种新方法,用于在多晶硅层上创建硬掩模,以蚀刻用于分离栅闪存器件的浮栅。在衬底的表面上方形成一层栅极氧化物,在栅极氧化物层的表面上方沉积一层多晶硅。在本发明的第一实施例中,在栅极材料层的表面上方生长一层天然氧化物,该栅极氧化物层用于增强栅极材料层的暴露部分的氧化。在本发明的第二实施例中,通过改变氧化工艺的常规顺序,可以实现多晶硅层暴露部分的增强氧化。后一种修改是通过修改基板通过氧化炉的向前运动或通过修改基板通过氧化炉的顺序来实现的。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号