首页> 外国专利> Standardization of graphics system logical frame buffer

Standardization of graphics system logical frame buffer

机译:图形系统逻辑帧缓冲区的标准化

摘要

A method for implementing a bitmapped graphics system involves creating a logical frame buffer for a program. The method attaches a standardization operation to the logical frame buffer, so that the standardization operation is automatically executed upon the invocation of draw function by an application. The standardization operation serves to perform all of the functions required to properly transmit the contents of the logical frame buffer into the hardware frame buffer, arbitrates access to the logical frame buffer, if necessary, and performs other useful logical operations. In the preferred embodiment, the standardization operation comprises a complementary pre-process and a post-process. The pre-process is invoked prior to the execution of a graphics system draw operation, while the post-process is invoked thereafter. The pre-process and post-process may include more than one distinct pre-function and post-function. The post-functions are executed in last-in-first-out order relative to their order of operations, while the pre-functions are executed in first-in-first-out order relative to their order of operations. According to another aspect, a device executes an application draw function using the above-described uniform, standardized graphic system. A complementary pre-process and post-process removes the complexity of dealing with hiding the cursor prior to drawing into the frame buffer and showing the cursor after drawing into the frame buffer. Another example involves handling communication peculiarities, such as transporting the contents of the logical frame buffer across a parallel port to a hardware frame buffer which is not directly addressable by the processor. Yet another example involves logical frame buffer rotation to counteract peculiar rotation states wired into the hardware frame buffer. Still another example involves arbitrating access to a logical frame buffer which is accessible by more than one application.
机译:一种用于实现位图图形系统的方法,包括为程序创建逻辑帧缓冲区。该方法将标准化操作附加到逻辑帧缓冲器,使得标准化操作在应用程序调用绘图功能时自动执行。标准化操作用于执行将逻辑帧缓冲区的内容正确传输到硬件帧缓冲区所需的所有功能,在必要时仲裁对逻辑帧缓冲区的访问,并执行其他有用的逻辑操作。在优选实施例中,标准化操作包括互补的预处理和后处理。在执行图形系统绘制操作之前调用预处理,而在其后调用后处理。预处理和后处理可以包括多个不同的前功能和后功能。后功能相对于其操作顺序以先进先出的顺序执行,而预功能相对于其操作顺序以先进先出的顺序执行。根据另一方面,设备使用上述统一的,标准化的图形系统执行应用绘制功能。互补的预处理和后处理消除了在绘制到帧缓冲区之前隐藏光标以及在绘制到帧缓冲区之后显示光标的复杂性。另一个示例涉及处理通信特性,例如将逻辑帧缓冲区的内容跨并行端口传输到处理器无法直接寻址的硬件帧缓冲区。又一示例涉及逻辑帧缓冲器旋转以抵消布线到硬件帧缓冲器中的特殊旋转状态。又一示例涉及仲裁对逻辑帧缓冲器的访问,该逻辑帧缓冲器可由多个应用程序访问。

著录项

  • 公开/公告号US6504547B1

    专利类型

  • 公开/公告日2003-01-07

    原文格式PDF

  • 申请/专利权人 PIXO INC.;

    申请/专利号US19990374468

  • 发明设计人 PAUL MERCER;

    申请日1999-08-13

  • 分类号G06F151/60;G06T150/00;

  • 国家 US

  • 入库时间 2022-08-22 00:04:14

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号