首页> 外国专利> METHOD OF DICING A COMPLEX TOPOLOGICALLY STRUCTURED WAFER

METHOD OF DICING A COMPLEX TOPOLOGICALLY STRUCTURED WAFER

机译:切割复杂的拓扑结构晶圆的方法

摘要

In the present invention, the boundary of the or each chip on a wafer is defined by the absence of metallization and the presence of a continuous etched trench. The metallization, comprising the deposition of a metal layer, is not formed monolithically on the wafer, but is patterned to cover only the surface of the or each chip, thereby providing for electrical contact to the chip. The metal layer so deposited, contributes to the structural integrity and mechanical strength of the chip, but does not form a mechanical link between neighbouring chips. The trenches are etched to a depth that is substantially below the surface topology of the wafer. In particular, the trenches are etched to a depth that is substantially below layers in the wafer that contribute to the operation of devices fabricated on the wafer. Typically this would mean at least 3µm into the wafer substrate below the active regions grown on the substrate.
机译:在本发明中,晶片上或每个芯片的边界由不存在金属化和存在连续蚀刻沟槽限定。包括金属层沉积的金属化不是单片地形成在晶片上,而是被图案化以仅覆盖该芯片或每个芯片的表面,从而提供与芯片的电接触。这样沉积的金属层有助于芯片的结构完整性和机械强度,但是不形成相邻芯片之间的机械连接。将沟槽蚀刻到基本上低于晶片的表面拓扑的深度。特别地,将沟槽蚀刻到基本上在晶片的各层之下的深度,这有助于在晶片上制造的器件的操作。通常,这意味着在晶圆衬底上生长的有源区下方至少3 µm进入晶圆衬底。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号