A specially configured JTAG test circuit allows multiple bus connections within an integrated circuit chip to be selectively placed in a high impedance state in an efficient manner. The output enable shift register locations are placed in close logical proximity to one another along the JTAG data shift register boundary scan path so that data bits need not be shifted into all of the data shift register locations within the integrated circuit chip in order to selectively enable and disable the several bus interfaces within the integrated circuit chip. In this manner, the integrated circuit chip may be isolated from selected ones of the buses connected to the integrated circuit chip and while other bus connections can remain enabled to drive others of the buses connected to the integrated circuit chip. Thus and problems associated with setting the entire integrated circuit chip in a high impedance mode are avoided.
展开▼
