首页> 外国专利> Static ram, the ON test method, and its defective relief manner

Static ram, the ON test method, and its defective relief manner

机译:静态撞锤,ON测试方法及其不良补救措施

摘要

PROBLEM TO BE SOLVED: To provide an SRAM a data retention failure of which because of a leak current at a junction or a leak current at an off time can be tested at room temperatures, which can be relieved from the data retention failure to a good product, and moreover, a current value of which can be reduced to decrease a power consumption when a fed current from a power source is larger than required. SOLUTION: In a static random access memory of a high resistance load type are set first resistors R7', R8' connected in series to high resistance loads R7, R8 and first switching elements SW5, SW6 connected in parallel to the first resistors R7', R8'. Series circuits of second resistors R7", R8" and the second switching elements SW7, SW8 are connected in parallel to the high resistance loads R7, R8.
机译:要解决的问题:要提供一种SRAM,其数据保留故障是由于结处的泄漏电流或关断时间的泄漏电流而导致的,因此可以在室温下对其进行测试,从而可以将其从数据保留故障中恢复为良好状态此外,当来自电源的馈电电流大于所需电流时,可以减小其电流值以降低功耗。解决方案:在高电阻负载类型的静态随机存取存储器中,设置串联连接到高电阻负载R7,R8的第一电阻器R7',R8',以及与第一电阻器R7'并联连接的第一开关元件SW5,SW6, R8'。第二电阻器R7”,R8”和第二开关元件SW7,SW8的串联电路与高电阻负载R7,R8并联连接。

著录项

  • 公开/公告号JP3505387B2

    专利类型

  • 公开/公告日2004-03-08

    原文格式PDF

  • 申请/专利权人 シャープ株式会社;

    申请/专利号JP19980148873

  • 发明设计人 辻 誠;

    申请日1998-05-29

  • 分类号G11C11/412;G01R31/28;G11C29/00;

  • 国家 JP

  • 入库时间 2022-08-21 23:23:05

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号