首页>
外国专利>
Robust fractional clock-based pulse generator for digital pulse width modulator
Robust fractional clock-based pulse generator for digital pulse width modulator
展开▼
机译:基于分数时钟的稳健分数脉冲发生器,用于数字脉冲宽度调制器
展开▼
页面导航
摘要
著录项
相似文献
摘要
A tapped delay line generates a fractional clock pulse signal for controlling a PWM pulse generator, such as used in a DC-DC converter. Operational parameters of the tapped delay are adjusted to maintain a desired fractional precision of the duty-cycle of the PWM clock pulse signal. In a first, phase locked loop (PLL) based embodiment, the tapped delay line-based digital PWM pulse generator includes a compensating phase locked-loop formed around an auxiliary tapped delay line that implements the voltage controlled oscillator of the PLL. In a second embodiment, the PWM pulse generator is configured as an open-loop tapped delay line phase detector architecture, which avoids having to correlate parameters of the PLL delay line with those of the PWM delay line.
展开▼