首页>
外国专利>
Multiplier circuit for multiplication operation between binary and twos complement numbers
Multiplier circuit for multiplication operation between binary and twos complement numbers
展开▼
机译:二进制和二进制补数之间的乘法运算的乘法器电路
展开▼
页面导航
摘要
著录项
相似文献
摘要
A multiplier circuit which multiplies together both natural and two's complement binary numbers, which it receives in the form of electric signals having predetermined logic values, that are applied to input terminals of logic gating circuits. The logic gating circuits provide partial products of the bits of the two binary numbers, and a combinatorial network provides the final sum of the partial products. The partial products that include at least one of the more significant bits of either of the operands are performed by logic gating circuits which can be enabled to complement the partial product. The multiplier circuit further includes additional logic gating circuits which supply the combinatorial network with additive constants with predetermined logic values.
展开▼