首页>
外国专利>
Combinational equivalence checking methods and systems with internal don't cares
Combinational equivalence checking methods and systems with internal don't cares
展开▼
机译:内部无关的组合等效检查方法和系统
展开▼
页面导航
摘要
著录项
相似文献
摘要
An equivalence checking method provides first and second logic functions. Don't care gates are inserted for don't care conditions in the first and second logic functions. The insertion of the don't care gates creates a first intermediate circuit and a second intermediate circuit. All 3DC gates of the first intermediate circuit are propagated and merged into a single 3DC gate when 3DC gates and SDC gates coexist in either of the first and second intermediate circuits. All 3DC gates of the second intermediate circuit are propagated and merged into a single 3DC gate when 3DC gates and SDC gates coexist in either of the first and second intermediate circuits. First and second circuit are produced in response to propagating and merging the 3DC gates. A combinational equivalence check is then performed of the first circuit to the second circuit under different equivalence relations.
展开▼