首页> 外国专利> Method and circuit arrangement for calibration of a sampling control signal which influences the sampling time of a received signal from a sampling phase selection element

Method and circuit arrangement for calibration of a sampling control signal which influences the sampling time of a received signal from a sampling phase selection element

机译:用于校准采样控制信号的方法和电路装置,该采样控制信号影响来自采样相位选择元件的接收信号的采样时间

摘要

A discrete sampling control signal, which influences the sampling time, from a sampling phase selection element is calibrated by definition of quantization intervals for a sampling time error signal. For this purpose, a received signal is shifted through a series of time shifts τi in the signal path upstream of the sampling phase selection element. The sampling time errors ei associated with the respective time shifts τi are measured. The quantization steps of the sampling control signal that are suitable for the sampling phase selection element are then determined from the relationship obtained between τi and ei.
机译:通过定义采样时间误差信号的量化间隔来校准来自采样相位选择元件的影响采样时间的离散采样控制信号。为此目的,在采样相位选择元件上游的信号路径中,将接收到的信号移位一系列时移τ i 。测量与各个时间偏移τ i 相关的采样时间误差e i 。然后根据在τ i 和e i 之间获得的关系确定适合于采样相位选择元素的采样控制信号的量化步长。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号