首页> 外国专利> Method for forming interconnection line in semiconductor device and interconnection line structure

Method for forming interconnection line in semiconductor device and interconnection line structure

机译:在半导体器件中形成互连线的方法和互连线结构

摘要

Methods for forming an interconnection line and interconnection line structures are disclosed. The method includes forming an interlayer insulating layer on a semiconductor substrate, wherein the interlayer insulating layer is formed of a carbon-doped low-k dielectric layer. An oxidation barrier layer is formed on the interlayer insulating layer. An oxide capping layer is formed on the oxidation barrier layer. A via hole is in the oxide capping layer, the oxidation barrier, and the interlayer insulating layer. A conductive layer pattern is formed within the via hole.
机译:公开了用于形成互连线和互连线结构的方法。该方法包括在半导体衬底上形成层间绝缘层,其中,层间绝缘层由碳掺杂的低k电介质层形成。氧化阻挡层形成在层间绝缘层上。在氧化阻挡层上形成氧化物覆盖层。在氧化物覆盖层,氧化阻挡层和层间绝缘层中具有通孔。导电层图案形成在通孔内。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号