首页> 外国专利> Reference circuit implemented to reduce the degradation of reference capacitors providing reference voltages for 1T1C FeRAM devices

Reference circuit implemented to reduce the degradation of reference capacitors providing reference voltages for 1T1C FeRAM devices

机译:实施参考电路以减少为1T1C FeRAM器件提供参考电压的参考电容器的退化

摘要

A semiconductor memory comprises a first capacitor for storing digital data connecting a cell plate line to a first bit-line through a first select transistor. The first select transistor is activated through a connection to a word line. At least one reference capacitor provides a reference voltage to a reference bit-line. A sense amplifier connected to the first and reference bit-lines measures a differential read signal on the first and reference bit-lines. A toggle flip flop alternately changes the polarization of charge stored on the reference capacitors.
机译:半导体存储器包括用于存储数字数据的第一电容器,该数字数据通过第一选择晶体管将单元极板线连接到第一位线。通过与字线的连接来激活第一选择晶体管。至少一个参考电容器向参考位线提供参考电压。连接到第一和参考位线上的读出放大器测量第一和参考位线上的差分读取信号。触发触发器交替改变存储在参考电容器上的电荷的极化。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号