首页>
外国专利>
System for optimizing buffers in integrated circuit design timing fixes
System for optimizing buffers in integrated circuit design timing fixes
展开▼
机译:用于优化集成电路设计时序中的缓冲区的系统
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method for optimizing buffers in an integrated circuit design. The method includes identifying paths and nodes within the integrated circuit design, determining node overlap within the integrated circuit design, calculating possible solutions for addressing timing violations within the integrated circuit design, choosing a solution for addressing timing violations, inserting buffers at particular nodes of the integrated circuit design, and repeating the calculated possible solutions wherein choosing a solution and inserting buffers at particular nodes to address timing violations are within the integrated circuit design.
展开▼